zyberzero fddb674a79 9.1 Serilog wiring ...

Co-Authored-By: Claude Opus 4.7 (1M context) <noreply@anthropic.com>

2026-06-07 16:08:07 +02:00

..

Concurrency

8.2 FrameLockProvider

2026-06-07 16:03:11 +02:00

Configuration

2.3 Startup vs reload asymmetry (FramesRegistry)

2026-06-07 14:27:20 +02:00

Controllers

9.1 Serilog wiring

2026-06-07 16:08:07 +02:00

Domain

2.3 Startup vs reload asymmetry (FramesRegistry)

2026-06-07 14:27:20 +02:00

ImagePipeline

3.3 IImagePipeline + ImagePipeline

2026-06-07 14:36:54 +02:00

Middleware

8.1 ApiKeyMiddleware

2026-06-07 16:01:25 +02:00

Mqtt

6.5 Background retry queue

2026-06-07 15:42:47 +02:00

Properties

0.2 Minimal Program.cs

2026-06-07 13:48:02 +02:00

Storage

4.1 ImageStore

2026-06-07 14:43:28 +02:00

UrlFetch

7.1 IImageUrlFetcher

2026-06-07 15:51:16 +02:00

appsettings.Development.json

0.1 Solution + projects

2026-06-07 13:45:39 +02:00

appsettings.json

0.1 Solution + projects

2026-06-07 13:45:39 +02:00

FrameProcessor.csproj

0.3 Package references

2026-06-07 13:51:26 +02:00

Program.cs

9.1 Serilog wiring

2026-06-07 16:08:07 +02:00